Processor

Global and China Automotive Domain Control Unit (DCU) Industry Report, 2018-2019 - ResearchAndMarkets.com

Retrieved on: 
星期二, 二月 26, 2019

The "Global and China Automotive Domain Control Unit (DCU) Industry Report, 2018-2019" report has been added to ResearchAndMarkets.com's offering.

Key Points: 
  • The "Global and China Automotive Domain Control Unit (DCU) Industry Report, 2018-2019" report has been added to ResearchAndMarkets.com's offering.
  • Automotive electronic controllers are used to receive and process signals from sensors and export control commands to the actuator to execute.
  • Microprocessors, the core of an automotive ECU, include the micro control unit (MCU), microprocessor unit (MPU), digital signal processor (DSP) and logic integrated circuits (IC).
  • In other words, unlike peripheral parts just playing their own roles, a central domain control unit looks at the whole system.

Honor Magic2 Officially Unveiled in China

Retrieved on: 
星期四, 十一月 1, 2018

BEIJING, Nov. 1,2018 /PRNewswire/ -- Honor Magic2, a marvel of engineering infused with Honor's technological expertise, was officially unveiled today in Beijing.

Key Points: 
  • BEIJING, Nov. 1,2018 /PRNewswire/ -- Honor Magic2, a marvel of engineering infused with Honor's technological expertise, was officially unveiled today in Beijing.
  • Representing an all-round upgrade on the intelligent front, Honor Magic2 is empowered by the AI-dedicated Kirin 980 processor, which is the world's first dual-core NPU processor.
  • Scoring 4,556 points on its AI performance rating, YOYO is the essence of the Honor Magic2 AI system, Magic UI.
  • At tonight's event, Honor also unveiled the HONOR WATCH, its first flagship smartwatch.

Honor Magic2 Officially Unveiled in China

Retrieved on: 
星期四, 十一月 1, 2018

BEIJING, Nov. 1,2018 /PRNewswire/ -- Honor Magic2, a marvel of engineering infused with Honor's technological expertise, was officially unveiled today in Beijing.

Key Points: 
  • BEIJING, Nov. 1,2018 /PRNewswire/ -- Honor Magic2, a marvel of engineering infused with Honor's technological expertise, was officially unveiled today in Beijing.
  • Representing an all-round upgrade on the intelligent front, Honor Magic2 is empowered by the AI-dedicated Kirin 980 processor, which is the world's first dual-core NPU processor.
  • Scoring 4,556 points on its AI performance rating, YOYO is the essence of the Honor Magic2 AI system, Magic UI.
  • At tonight's event, Honor also unveiled the HONOR WATCH, its first flagship smartwatch.

Ethernity Networks Introduces Market's First All-Programmable 10G G.fast DPU Flow Processor SoC With Integrated XGS-PON

Retrieved on: 
星期二, 十月 23, 2018

Ethernity Networks (AIM: ENET.L), a leading innovator of network processing technology and products, announced the introduction of the ENET 4820ZXP/99 distribution point unit (DPU) flow processor, the latest addition to its FPGA-based G.fast System-on-Chip (SoC) family for the broadband market.

Key Points: 
  • Ethernity Networks (AIM: ENET.L), a leading innovator of network processing technology and products, announced the introduction of the ENET 4820ZXP/99 distribution point unit (DPU) flow processor, the latest addition to its FPGA-based G.fast System-on-Chip (SoC) family for the broadband market.
  • The flexible new flow processor is unique in offering a 10G G.999.1 interface and integrated XGS-PON ONU MAC on a single low-cost FPGA SoC.
  • The flow processor is implemented on an FPGA SoC with integrated dual-core ARM CPU and programmable logic.
  • It also offers DPU cascading to support a total of up to 48 G.fast modems.

Synopsys ASIP Designer Tool Speeds Development of Application-Specific Instruction-Set Processors for STMicroelectronics

Retrieved on: 
星期二, 十月 16, 2018

ASIP Designer accelerates the design and programming of highly differentiated ASIPs and programmable accelerators for a broad range of applications including wireless base stations, mobile handsets, audio processing, image processing, and cloud computing.

Key Points: 
  • ASIP Designer accelerates the design and programming of highly differentiated ASIPs and programmable accelerators for a broad range of applications including wireless base stations, mobile handsets, audio processing, image processing, and cloud computing.
  • "Using ASIP Designer as our tool of choice gives us a significant competitive advantage, because it enables us to quickly develop complex and highly differentiated application-specific processors, while maximizing our design team's efficiency through design automation and architecture exploration."
  • Synopsys' ASIP Designer allows ST to use a high-level specification of the processor to quickly model and analyze multiple processor architectures.
  • "Leading companies such as STMicroelectronics have adopted ASIP Designer to speed the development of their custom processors for hundreds of products across a wide range of applications," said John Koeter, vice president of marketing for IP at Synopsys.

Kneron Announces New Generation Edge AI Processors NPU IP with up to 3x Performance Improvement to Hit 5.8 TOPS

Retrieved on: 
星期五, 九月 14, 2018

In an address: "The Application of Reconfigurable Computing in AI Chips," Kneron announced its new generation of AI processors, the NPU IP-- KDP series, which are designed for edge devices.

Key Points: 
  • In an address: "The Application of Reconfigurable Computing in AI Chips," Kneron announced its new generation of AI processors, the NPU IP-- KDP series, which are designed for edge devices.
  • Albert Liu, the founder and CEO of Kneron, said, "Thanks to its ultra-low power consumption, the Kneron NPU IP has attracted much market attention.
  • The Kneron NPU IP allows neural networks to run on edge devices, including smartphones, home appliances, surveillance equipment, and a full range of IoT devices.
  • The new interleaving computation architecture of the Kneron NPU IP simplifies computing flow and improves efficiency.

General Processor Technologies Announces AI Accelerator and DSP for Digital and Image Processing

Retrieved on: 
星期一, 六月 25, 2018

TARRYTOWN, N.Y., June 25, 2018 /PRNewswire/ --Today General Processor Technologies (GPT), China's leading licensor of customizable processor IP cores, announced two innovative new additions to its IP portfolio: the 'GPT' AI accelerator and the VLVm1 Digital Signal Processor (DSP) for digital and image processing.

Key Points: 
  • TARRYTOWN, N.Y., June 25, 2018 /PRNewswire/ --Today General Processor Technologies (GPT), China's leading licensor of customizable processor IP cores, announced two innovative new additions to its IP portfolio: the 'GPT' AI accelerator and the VLVm1 Digital Signal Processor (DSP) for digital and image processing.
  • The VLVm1 is the first of GPT's optimized Variable Length Vector (VLV) DSP execution unit targeted for digital and image processing.
  • The GPT AI accelerator and VLVm1 DSP will be validated in silicon by the third quarter of 2018, implemented in the GP8300 SoC from Optimum Semiconductor .
  • General Processor Technologies (GPT) is China's only IP licensing company providing CPU, DSP, GPU and AI accelerator cores for a wide range of performance levels, all optimized for heterogeneous computing.

Synopsys' ASIP Designer Tools Enables RIKEN to Successfully Develop Application-Specific Instruction-Set Processor in Less Than Six Months

Retrieved on: 
星期一, 六月 25, 2018

Synopsys, Inc. (Nasdaq: SNPS) today announced that RIKEN successfully developed its high-performance application specific instruction set processor (ASIP) core for its molecular dynamics (MD) simulator using Synopsys' ASIP Designer tool.

Key Points: 
  • Synopsys, Inc. (Nasdaq: SNPS) today announced that RIKEN successfully developed its high-performance application specific instruction set processor (ASIP) core for its molecular dynamics (MD) simulator using Synopsys' ASIP Designer tool.
  • By using ASIP Designer, the RIKEN design team developed its specialized ASIP from concept to gates in less than six months while achieving a performance level up to 30X higher than existing processing solutions.
  • "ASIP Designer enabled us to tune the instruction-set to run our specific algorithms 30 times faster than existing processors.
  • Synopsys' ASIP Designer allowed RIKEN to use a high-level specification of the processor to quickly model and analyze multiple processor architectures.

All Eyes on Cupola360 as ASPEED Debuts the World's First 360-Degree Spherical Image Processor

Retrieved on: 
星期三, 五月 30, 2018

Moreover, the exclusive Cupola360 spherical image processor provides the unprecedented function of real-time image stitching and affords users to access panoramic views in an instant, saving them the trouble of post-production on a computer.

Key Points: 
  • Moreover, the exclusive Cupola360 spherical image processor provides the unprecedented function of real-time image stitching and affords users to access panoramic views in an instant, saving them the trouble of post-production on a computer.
  • ASPEED expects to surprise the public with Cupola360 spherical image processor, so that people can experience first-hand how snappy, convenient and useful a 360-degree camera is in their daily lives."
  • Cupola360, developed by ASPEED as the first-ever six-sensor 360-degree spherical image processor, features multiple functions and technologies tailor-made for spherical cameras.
  • With a strong foothold in the exclusive 360-degree spherical image processor, ASPEED has for the first time integrated software and hardware, also developing mobile applications.